发明名称 Method for forming a flash memory cell with improved drain erase performance
摘要 The method for forming a flash memory cell mainly includes the steps as follows. At first, a semiconductor substrate having isolation regions thereon and having a well region provided between the isolation regions is provided. A tunnel oxide layer is formed on the well region and a first silicon layer is formed over the substrate. A dielectric layer is formed on the first silicon layer and a portion of the first silicon layer and the dielectric layer is removed to define a control gate opening within the first silicon layer on a portion of the well region. Next, the substrate is doped in the region under the control gate opening to adjust a threshold voltage of the flash memory cell. A gate oxide layer is grown from the substrate in the control gate opening and a second silicon layer is formed on the substrate to fill within the control gate opening and to cover the remaining dielectric layer. The second silicon layer, the dielectric layer, and the first silicon layer are then patterned to form a gate structure of the flash memory cell, and to leave a drain opening exposing a portion of the tunnel oxide on the well region. Finally, the substrate is doped to form a drain region in the substrate between the gate structure and one of the isolation regions.
申请公布号 US6261906(B1) 申请公布日期 2001.07.17
申请号 US19990365733 申请日期 1999.08.03
申请人 WORLDWIDE SEMICONDUCTOR MANUFACTURING CORP. 发明人 HSU CHENG-YUAN;CHEN CHIH-MING
分类号 H01L21/28;H01L21/8247;H01L27/115;H01L29/423;H01L29/788;(IPC1-7):H01L21/336 主分类号 H01L21/28
代理机构 代理人
主权项
地址