发明名称 PROGRAMMABLE LOGIC DEVICE WITH CONFIGURABLE FUNCTION CELLS TO PERFORM BOOLEAN AND ARITHMETIC
摘要 <p>A novel architecture for a multi-scale programmable logic array (MSA) to be used in the design of complex digital systems allows digital logic to be programmed using both small-scale blocks (also called gate level blocks) as well as medium scale blocks (also called Register Transfer Level or RTL blocks). The MSA concept is based on a bit sliceable Arithmetic Logic Unit (ALU). Each bit-slice may be programmed to perform a basic Boolean logic operation or may be programmed to contribute to higher-level functions that are further programmed by an ALU controller circuit. The ALU controller level in this new approach also allows the primitive logic operations computed at the bit-slice level to be combined to perform complex random logic operations. The data shifting capability of this new programmable logic architecture reduces the complexity of the programmable routing needed to implement shift operations including multiplier arrays. The new array also allows logic variables under program control to dynamically modify the micro-program of each ALU. This technique is called configuration overlay and simplifies the programming of complex arithmetic and random logic functions.</p>
申请公布号 WO2001050607(A1) 申请公布日期 2001.07.12
申请号 US2000035327 申请日期 2000.12.22
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址