发明名称 Efficient and scalable FIR filter architecture for decimation
摘要 A scalable FIR filter architecture that requires fewer computations, less storage registers, and is capable of parallel processing, is presented. The scalable filter architecture reduces the number of computations (e.g., multiplication) by utilizing the inherent symmetry and reduces the number of storage elements required by utilizing what is known as the transpose-form (as compared to direct-form) filter architecture. The filter architecture is scalable to accommodate different complexity levels. In accordance to the present invention, a filter can be scaled up/down by adding/subtracting a processing block to/from the existing structure. Because these processing blocks can process signals independently and simultaneously, the filter architecture in accordance to the present invention allows for parallel and distributive processing thereby meeting the required performance requirements.
申请公布号 US6260053(B1) 申请公布日期 2001.07.10
申请号 US19980208218 申请日期 1998.12.09
申请人 CIRRUS LOGIC, INC. 发明人 MAULIK PRABIR C.;MANDEEP CHADHA S.;KAN ZHAO
分类号 H03H17/02;H03H17/06;(IPC1-7):G06F17/17;G06F17/10 主分类号 H03H17/02
代理机构 代理人
主权项
地址