发明名称 Manufacturing method of semiconductor device and semiconductor device
摘要 A manufacturing method of a bipolar transistor that can reduce, without increasing capacitance between base-collector, withstand voltage deterioration and leakage between emitter-base is provided. On an upper surface of an active area of a semiconductor substrate on which an isolation structure is formed by a first insulating film, a first epitaxial growth layer is formed. Then, on an upper surface of a first epitaxial growth layer a third insulating layer is formed in an area larger than that of the first epitaxial growth layer. Thereafter, from a side surface of a first epitaxial growth layer, a second epitaxial growth layer is formed in an area larger than that of a third insulating layer. Thereafter, all over the surface of the semiconductor substrate a first poly-silicon layer, a fourth and fifth insulating layers are formed, an opening is opened with an area approximately equal with that of an active area, and inside the opening a second poly-silicon layer and emitter layer are formed. Thereby, a semiconductor device is obtained.
申请公布号 US6258686(B1) 申请公布日期 2001.07.10
申请号 US19990333681 申请日期 1999.06.16
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 SUGAYA HIROYUKI
分类号 H01L29/73;H01L21/20;H01L21/316;H01L21/331;H01L29/732;(IPC1-7):H01L22/331 主分类号 H01L29/73
代理机构 代理人
主权项
地址