发明名称 |
ULTRA-SHALLOW JUNCTION DOPANT LAYER HAVING PEAK CONCENTRATION WITHIN DIELECTRIC LAYER AND PROCESS OF MANUFACTURE |
摘要 |
PURPOSE: A ultra-shallow junction dopant layer having a peak concentration within a dielectric layer and process of manufacture is provided to embrace the technique of out diffusion from an implanted dielectric film. CONSTITUTION: The transistor includes gate(43), gate oxide(41), channel region(57), and source/drain regions(53A, 53B) formed within substrate(40). The process of the present invention may be used to form source-drain extension regions(55) which are included between channel region(57) and source/drain regions(53A, 53B). Several spacers(47) are provided. It should be understood that source-drain extension regions(55) are formed sequentially before the addition of spacers(47). Therefore, oxide or other dielectric film(45) which forms a sidewall dielectric along gate(43) and includes a lateral component which extends along the surface(50) may constitute the dielectric film through which the source-drain extension regions(55) may be formed.
|
申请公布号 |
KR20010062106(A) |
申请公布日期 |
2001.07.07 |
申请号 |
KR20000072871 |
申请日期 |
2000.12.04 |
申请人 |
INFINEON TECHNOLOGIES NORTH AMERICA CORPORATION;INTERNATIONAL BUSINESS MACHINES CORPORATION. |
发明人 |
AKATSU HIROYUKI;DOKUMACI OMER H.;HEGDE SURYANARAYAN G.;LI YUJUN;RENGARAJAN RAJESH;RONSHEIM PAUL A. |
分类号 |
H01L21/225;H01L21/265;H01L21/336;(IPC1-7):H01L21/265 |
主分类号 |
H01L21/225 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|