发明名称 ERROR DETECTOR AND ARITHMETIC PROCESSING UNIT INCORPORATING IT
摘要 PROBLEM TO BE SOLVED: To provide an error detector that can execute processing in the same time as by hardware processing by means of an exclusive device and with flexibility equivalent to software processing by means of a DSP. SOLUTION: The error detector is provided with a feedback shift register consisting of at least one or more delay elements 3-1 to 3-N, adders 101-1 to 101-(N-1) that apply exclusively OR to a feedback signal of the feedback shift register with outputs of the delay elements 3-1 to 3-N, feedback switches 5-0 to 5-(N-1) that turn on/off the feedback signal of the feedback shift register in response to a selected generation polynomial before the feedback signal of the feedback shift register is given to the adders 101-1 to 101-(N-1), a feedback switch 5-N that is turned ON/OFF in a code generating state and at reading and a controller 4 that controls ON/OFF operation of the feedback switches 5-0 to 5-N.
申请公布号 JP2001186021(A) 申请公布日期 2001.07.06
申请号 JP19990371754 申请日期 1999.12.27
申请人 TOSHIBA CORP 发明人 TAKANO TOSHIYA
分类号 G06F11/10;H03M13/15;H04L1/00;(IPC1-7):H03M13/15 主分类号 G06F11/10
代理机构 代理人
主权项
地址