发明名称 WAFER LEVEL PACKAGE AND METHOD FOR MANUFACTURING THE PACKAGE
摘要 PURPOSE: A wafer level package and a method for manufacturing the package are provided to prevent a solder ball from being transformed although thermal stress from the external is applied and to reduce the difference of the coefficient of thermal expansion between a package and a board. CONSTITUTION: The wafer level package includes a semiconductor chip, a lower part insulating layer(20), a metal pattern(30), an upper part insulating layer(21), a lower part solder ball(40), a sealing material(50) and an upper part solder ball(41). The semiconductor chip has a bonding pad. The lower part insulating layer is coated on a surface of the semiconductor chip on which the bonding pad is formed so that the bonding pad is exposed. The metal pattern is deposited on the lower part insulating layer so that one end of which is connected to the exposed bonding pad. The upper part insulating layer is coated on the lower part insulating layer so that other end of the metal pattern is exposed. The lower part solder ball is mounted on the other end of the metal pattern. The sealing material is transfer-molded on the upper part of the lower part insulating layer so that a part of the lower part solder ball is exposed and surrounds the entire of the lower part solder ball. The upper part solder ball is mounted to part of the lower part solder ball exposed from the sealing material.
申请公布号 KR20010056780(A) 申请公布日期 2001.07.04
申请号 KR19990058389 申请日期 1999.12.16
申请人 HYNIX SEMICONDUCTOR INC. 发明人 CHO, SUN JIN
分类号 H01L23/28;(IPC1-7):H01L23/28 主分类号 H01L23/28
代理机构 代理人
主权项
地址