发明名称 |
Method for hidden DRAM refresh |
摘要 |
An apparatus comprising a memory and a logic circuit. The memory may comprise a plurality of storage elements configured to read and write data in response to a first internal address signal and a second internal address signal. The logic circuit may be configured to generate either (i) the first and the second internal address signals when accessing one of the storage elements for a read or a write operation or (ii) the first internal address signal when accessing one of the storage elements for a read refresh operation.
|
申请公布号 |
US6256249(B1) |
申请公布日期 |
2001.07.03 |
申请号 |
US20000631164 |
申请日期 |
2000.08.03 |
申请人 |
CYPRESS SEMICONDUCTOR CORP. |
发明人 |
PHELAN CATHAL G. |
分类号 |
G11C11/406;(IPC1-7):G11C7/00 |
主分类号 |
G11C11/406 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|