发明名称 PLL circuit protected against noise and missing pulses in a reference signal
摘要 A PLL circuit used in an apparat as for reading and writing data to a disk compensates for noise which causes a false clock signal or for missing clock signals which can be caused by a scratch or smudge on the surface of the disc. The PLL circuit includes a phase comparator for comparing a phase of a reference signal with a phase of a feedback signal and generates a phase difference signal. A charge pump receives the phase difference signal and generates an output signal, which is filtered by a low pass filter. The filtered signal is provided to a voltage controlled oscillator, which generates an oscillation output signal. A divider divides the oscillation output signal and generates the feedback signal. A time information generating circuit generates time information of the oscillation output signal, indicating the time period where it is presumed the reference signal is or should be received. A control circuit, using the time information, permits the output of the oscillation output signal when the reference signal is input during the presumed time period and maintains the output of the oscillation output signal when the reference signal is not received during the presumed time period.
申请公布号 US6255911(B1) 申请公布日期 2001.07.03
申请号 US19990453973 申请日期 1999.12.03
申请人 FUJITSU LIMITED 发明人 NIWA TAKAHIRO;ITAKURA AKIHIRO
分类号 G11B20/14;H03L7/08;H03L7/089;H03L7/14;H03L7/191;(IPC1-7):H03L7/085;H03L7/18 主分类号 G11B20/14
代理机构 代理人
主权项
地址
您可能感兴趣的专利