发明名称 Process for polishing wafers of integrated circuits
摘要 A process for polishing, on a polishing machine and under defined polishing conditions, the external surface of at least one wafer of integrated circuits comprising a projecting feature covered over the entire surface of the wafer with an external layer of a material, consisting in calculating a main equivalent thickness equal to the main surface density of the projecting feature multiplied by the thickness of the latter; in polishing, under the defined polishing conditions, a reference wafer comprising an external layer of the material, having a uniform thickness and covering the surface of this reference wafer, so as to determine the rate of removal by the polishing machine corresponding to the ratio of the thickness removed to the polishing time elapsed; in calculating a polishing time equal to the ratio of the aforementioned equivalent thickness to the aforementioned rate of removal; in calculating a total equivalent thickness equal to the sum of the main equivalent thickness and of a complementary thickness of preset value; in calculating a polishing time equal to the ratio of this total-equivalent thickness to the aforementioned rate of removal; and in carrying out, under the polishing conditions, the polishing operation on at least one wafer to be polished for a duration which is equal to the aforementioned polishing time or which depends on this time.
申请公布号 US6254457(B1) 申请公布日期 2001.07.03
申请号 US19990344155 申请日期 1999.06.24
申请人 STMICROELECTRONICS, S.A. 发明人 PERRIN EMMANUEL;ROBERT FRéDéRIC;BANVILLET HENRI;LIAUZU LUC
分类号 B24B37/04;B24B49/03;H01L21/3105;H01L21/321;H01L21/66;(IPC1-7):B24B1/00 主分类号 B24B37/04
代理机构 代理人
主权项
地址