发明名称 Signal interpolation and decimation exploiting filter symmetry
摘要 Symmetry in a filter is used to reduce the complexity of an interpolator or a decimator and to simplify derivation of resulting discrete samples. In particular, an inverse relationship between weights applied to two samples is recognized and exploited. An inverse relationship is recognized when a first weight is associated with a first of the samples and a second weight is associated with a second of the samples and a weight which is equivalent to the first weight is associated with the second sample and a weight which is equivalent to the second weight is associated with the first sample. The inverse relationship is exploited by forming two composite weights of the first and second weights and weighting composite sample signals with the composite weights. A first of the composite weights has a value which is one-half of the sum of the values of the first and second weights. A second of the composite weights has a value which is one-half of the difference of the values of the first and second weights. The composite weights can be used repeatedly for each subsequent interpolation or decimation and are therefore calculated only once for processing many samples according to the same filter. The two composite samples have values which are, respectively, (i) the sum of the values of the first and second samples and (ii) the difference of the values of the first and second samples. The number of required adders is further reduced in accordance with the present invention by using a single adder to produce two intermediate signals corresponding to respective sums of two pairs of source samples. The adder is used during one time interval to produce the first of the intermediate signals and during a subsequent time interval to produce the second of the intermediate signals. The two intermediate signals are combined in the production of a resulting sample by producing a signal corresponding to the first intermediate signal, delaying for a time interval, producing a signal corresponding to the second intermediate signal, and applying the signals corresponding to the intermediate signals to an adder which produces a signal representing the sum of the values of the two signals.
申请公布号 US6256654(B1) 申请公布日期 2001.07.03
申请号 US19960672531 申请日期 1996.07.01
申请人 SUN MICROSYSTEMS, INC. 发明人 MOU ALEX ZHI-JIAN
分类号 G01V1/36;G06F17/10;G06F17/17;H03H17/00;H04N5/14;(IPC1-7):G06F17/17 主分类号 G01V1/36
代理机构 代理人
主权项
地址