Configuration for testing a multiplicity of semiconductor chips

摘要

The configuration allows for testing a multiplicity of semiconductor chips with respect to critical parameters on the wafer level. Each of the semiconductor chips on a semiconductor wafer is additionally provided with at least one option pad. The option pad allows access for a test program to the chip for separating out the semiconductor chips which do not correspond to predetermined requirements for critical parameters.