发明名称 |
Clock adjustment apparatus for a data reproduction system and an apparatus having a data reproduction system including such a clock adjustment apparatus |
摘要 |
<p>A clock adjustment apparatus for adjusting a phase of a clock signal based on a phase error thereof is provided in a data reproduction system which samples a readout signal from a recording medium in synchronism with the clock signal, and reproduces data in accordance with a Viterbi algorithm by using sampled values of the readout signal. The recording medium is recorded with the data modulated in accordance with a recording rule of a predetermined partial response characteristic. The clock adjustment apparatus includes a phase error calculation circuit which calculates the phase error of the clock signal based on the sampled values of the readout signal. <IMAGE></p> |
申请公布号 |
EP1111606(A1) |
申请公布日期 |
2001.06.27 |
申请号 |
EP20000119180 |
申请日期 |
2000.09.05 |
申请人 |
FUJITSU LIMITED |
发明人 |
HAMADA, KENICHI;FURUTA, SATOSHI;TAGUCHI, MASAKAZU |
分类号 |
G11B20/14;G11B20/10;H04L7/027;(IPC1-7):G11B20/10 |
主分类号 |
G11B20/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|