发明名称 Instruction set and executing method of the same by microcomputer
摘要 A computer program product, method and apparatus for utilizing common prefix codes in computing instructions so as to reduce the number instructions required to perform identical operations for varying operand sizes. In one form, the common prefix code is appended as the higher order portion of the instruction word to form a second series of instructions. These computing instructions may be utilized in conjunction with a flag register, which, in one application, designates which series of instructions to use; either the original instructions or the modified instructions containing the common prefix. In another application, the flag register designates which register or memory should be used to store the operands and the associated results. Through the use of common prefix codes and the flag register, operands of various sizes can be efficiently manipulated through a simplified scheme of instructions.
申请公布号 US6253314(B1) 申请公布日期 2001.06.26
申请号 US19970844103 申请日期 1997.04.28
申请人 MITSUBISHI DENKI KABUSHIKI KAISHA 发明人 ITOH SAKAE
分类号 G06F9/305;G06F9/30;G06F9/318;(IPC1-7):G06F9/306 主分类号 G06F9/305
代理机构 代理人
主权项
地址