摘要 |
<p>The secured data transfer operates within a programmable circuit containing a processor, controller (UC), ROM and RAM, with a data bus (DBUS) connecting the memories. N octets of secret data are transferred over the data bus, and the octets are sent in a different order each time the data transfer is made, under control of a random number generator (GA).</p> |