发明名称
摘要 <p>A system having reduced quiescent current drawn from a power supply. The system includes a device having a status. Moreover, the system includes a microcontroller, having an active and a sleep mode of operation, for polling the status of the device during the active mode, initiating a function in response to a change in the status during the active mode, and for conserving quiescent current drawn from the power supply during the sleep mode. The microcontroller generates an output signal at a first voltage level during the active mode and generates the output signal at a second voltage level during the sleep mode. The microcontroller, additionally, includes a sensor for switching the microcontroller from the sleep mode to the active mode. Furthermore system includes a storage device for charging to the first voltage level during the active mode, and for discharging to a third voltage level during the sleep mode for triggering the sensor to switch from the sleep mode to the active mode.</p>
申请公布号 JP2001508201(A) 申请公布日期 2001.06.19
申请号 JP19970522835 申请日期 1996.12.03
申请人 发明人
分类号 G05F1/00;G06F1/32;(IPC1-7):G05F1/00 主分类号 G05F1/00
代理机构 代理人
主权项
地址