| 摘要 |
<p>N+ type gate region (2), drain region (3) and source region (4) are formed on a grounded P+ type substrate (10). N+ type buried layer (6) is extended under drain region and connected to gate region through a diode (8). An Independent claim is also included for SRAM cell.</p> |
