摘要 |
As a technique for leading out data lines from a sub-memory array (SMA) to sense amplifiers (SA) when the sense amplifiers are arranged alternately, adjacent two data lines in the sub-memory array or two data lines sandwiching adjacent two data lines are connected to adjacent two sense amplifiers. More specifically, an even number (0, 2, 4, ...) of data lines are sandwiched between the data lines connected to two adjacent sense amplifiers. Thus disconnection and short circuit at the connection of a sense amplifier block and the sub-memory array are avoided, and the layout is facilitated.
|
申请人 |
HITACHI, LTD.;TAKEMURA, RIICHIRO;SEKIGUCHI, TOMONORI;KIMURA, KATSUTAKA;KAJIGAYA, KAZUHIKO;TAKAHASHI, TSUGIO |
发明人 |
TAKEMURA, RIICHIRO;SEKIGUCHI, TOMONORI;KIMURA, KATSUTAKA;KAJIGAYA, KAZUHIKO;TAKAHASHI, TSUGIO |