发明名称 |
MICROPROCESSOR ARRANGEMENT HAVING AN ENCODING FUNCTION |
摘要 |
The invention relates to a microprocessor arrangement comprising a data bus (4) for transmitting data between functional units (1, 2, 3). Each unit contains an encoding/decoding device (11, 21, 31) on the bus side. Said devices are controlled by a random-check generator (6) in a synchronous manner. The arrangement allows for a relatively high security against bugging the data which is transmitted by means of the data bus, whereby additional switching requirements are justifiable.
|
申请公布号 |
WO0140950(A2) |
申请公布日期 |
2001.06.07 |
申请号 |
WO2000EP12065 |
申请日期 |
2000.11.30 |
申请人 |
INFINEON TECHNOLOGIES AG;GAMMEL, BERNDT;KNIFFLER, OLIVER;SEDLAK, HOLGER |
发明人 |
GAMMEL, BERNDT;KNIFFLER, OLIVER;SEDLAK, HOLGER |
分类号 |
G06F12/14;G06F1/00;G06F15/00;G06F21/12;G06F21/60;G06F21/85;G09C1/00;H04L9/20;(IPC1-7):G06F12/14 |
主分类号 |
G06F12/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|