Self-aligning poly 1 ono dielectric for non-volatile memory

摘要

Non-volatile memory semiconductor device manufacturing throughput is increased by simultaneously patterning the floating gate layer and dielectric layer formed thereon. Embodiments include forming sidewall dielectric layers joined with one of the isolation insulating regions to enhance insulation of the floating gate electrode.