发明名称 Method and apparatus for computing a packed absolute differences with plurality of sign bits using SIMD add circuitry
摘要 A method and apparatus for computing a Packed Absolute Differences. According to one such method and apparatus, a third packed data having a third plurality of elements and the plurality of sign bits is produced, each of the third plurality of elements and the plurality of sign bits being computed by subtracting one of a first plurality of elements of a first packed data from a corresponding one of a second plurality of elements of a second packed data. The third plurality of elements and the plurality of sign bits are stored. A fourth packed data having a fourth plurality of elements is produced, each of the fourth plurality of elements being computed by subtracting one of the third plurality of elements from the corresponding one of an at least one element, if the corresponding one of a plurality of sign bits is in a first state; and adding one of the third plurality of elements from the corresponding one of the at least one element, if the corresponding one of the plurality of sign bits is in a second state.
申请公布号 US6243803(B1) 申请公布日期 2001.06.05
申请号 US19980053148 申请日期 1998.03.31
申请人 INTEL CORPORATION 发明人 ABDALLAH MOHAMMAD A.;PENTKOVSKI VLADIMIR
分类号 G06F7/544;G06F9/30;G06F9/302;(IPC1-7):G06F15/00;G06F9/40;G06F7/00 主分类号 G06F7/544
代理机构 代理人
主权项
地址