Read and refresh control method for DRAM memory used in a microcontroller system, involves periodic refreshing of DRAM during specified wait periods of CPU

摘要

The micro controller (1) has a dynamic random access memory DRAM (3) that is coupled to a CPU (2) and a DRAM controller (4). The state of the DRAM memory is refreshed periodically during the specified wait periods of the CPU.