发明名称 |
Content addressable memory protection circuit and method |
摘要 |
A content addressable memory (CAM) protection circuit includes a memory cell having a read terminal for reading contents of the memory cell; a pass transistor coupled to the read terminal; and a latch having a first inverter with an input terminal and an output terminal coupled to the read terminal by the pass transistor and a second inverter with input and output terminals respectively coupled to the output and input terminals of the first inverter. The first inverter includes a pull-down transistor coupled between the output terminal of the first inverter and a first voltage reference and having a control terminal coupled to the input terminal of the latch and a pull-up transistor coupled between the output terminal of the first inverter and a second voltage reference and having a control terminal coupled to the input terminal of the latch. Unlike prior art designs, the first inverter further includes a bias transistor coupled with the pull-up transistor between the output terminal and the second voltage reference. Preferably, the CAM protection circuit further includes a bias circuit coupled to a control terminal of the bias transistor wherein the bias circuit includes a first current mirror leg coupled between the first and second voltage references and having a control node coupled to the control terminal of the bias transistor, thereby forming a current mirror with the bias transistor and pull-up transistor being part of a second mirror leg of the current mirror.
|
申请公布号 |
US6240002(B1) |
申请公布日期 |
2001.05.29 |
申请号 |
US20000561271 |
申请日期 |
2000.04.28 |
申请人 |
STMICROELECTRONICS S.R.L. |
发明人 |
POLIZZI SALVATORE;SOLIMENE RAFFAELE |
分类号 |
G11C15/00;G11C15/04;G11C16/22;(IPC1-7):G11C15/00 |
主分类号 |
G11C15/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|