| 摘要 |
A simplified address decoding and data application circuitry is provided for a double data rate memory device in which a plurality of delay elements normally used during a write operation to synchronize the timing of address data, with respect to a clock signal, are replaced by a single delay element which applies a delayed clock signal to operate shift register stages of the memory device during a write operation.
|
