发明名称 REFERENCE VOLTAGE GENERATION CIRCUIT
摘要 PROBLEM TO BE SOLVED: To reduce the large fluctuation of reference voltage, which is caused by the fluctuation of a high frequency in a load circuit. SOLUTION: A load node B where reference voltage Vref is generated, a load circuit receiving reference voltage from the load node, a reference voltage amplification means 22 having output where an impedance comprises a valid induction part in the desired operation frequency range of the load circuit, a first resistance element R1 which has a resistance value that is previously selected, is connected between the output and the load node and supplies the reference voltage to the node, a connection terminal C to which an outer capacitor means Cext having capacity which is previously selected is connected when an integrated circuit device is used, and a second resistance element R2 which is connected between the load node and the connection terminal and has the resistance value which is previously selected are installed. Thus, an impedance change by the frequency of the load node can be reduced over the desired operation frequency range of the load circuit.
申请公布号 JP2001142551(A) 申请公布日期 2001.05.25
申请号 JP20000183036 申请日期 2000.06.19
申请人 FUJITSU LTD 发明人 DEDIC IAN JUSO
分类号 H01L27/04;G05F1/46;G05F3/24;H01L21/822;(IPC1-7):G05F3/24 主分类号 H01L27/04
代理机构 代理人
主权项
地址
您可能感兴趣的专利