发明名称 USE OF AN INSULATING SPACER TO PREVENT THRESHOLD VOLTAGE ROLL-OFF IN NARROW DEVICES
摘要 <p>A method of forming a semiconductor device minimizes oxide recessing in a trench of a semiconductor device. In one embodiment, forming a nitride spacer surrounding the top trench corner oxide in a shallow trench isolation region protects the corner oxide from being etched during processing. Oxide recessing in the trench is undesirable since it results in high electric fields around the sharp top corners of the trenches and Vt roll-off of the transistors. According to one example embodiment, STI regions filled with an HDP oxide and having undergone planarization, are masked. The masking substantially covers the HDP oxide and overlaps at least portions of nitride regions. Unmasked areas of the nitride regions are etched away forming nitride spacers on both sides of the HDP oxide fill.</p>
申请公布号 WO2001033626(A1) 申请公布日期 2001.05.10
申请号 US2000029466 申请日期 2000.10.26
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址