Burst transfer alignment method for input-output subsystem in data processor, involves invalidating cache by loading preset data value into cache

摘要

The cache with one entry is invalidated by loading preset data value representing invalid instruction into the cache line. The invalidated cache line is restored, in response to a recovery instruction. Independent claims are also included for the following: (a) Data processor; (b) Computer program product