发明名称 Current output circuit with controlled holdover capacitors
摘要 A current output circuit capable of reducing a variation in output channel currents, making small an occupied area in an integrated semiconductor chip, and shortening a time required for setting an output current. The current output circuit has a single reference current source, a plurality of current supply circuits each being constituted of a current mirror circuit made of a pair of MOS transistors and a hold capacitor, an operational amplifier, and a plurality of switching devices for selecting the current supply circuits in accordance with a load. The operational amplifier controls through feedback so that a current sampled by the current supply circuit becomes equal to the predetermined reference current to supply a drive current corresponding to the sampled current to each load.
申请公布号 US6222357(B1) 申请公布日期 2001.04.24
申请号 US19990389362 申请日期 1999.09.03
申请人 CANON KABUSHIKI KAISHA 发明人 SAKURAGI TAKAMASA
分类号 G09G3/20;G05F1/56;G05F3/16;G05F3/20;G09G3/32;(IPC1-7):G05F3/16 主分类号 G09G3/20
代理机构 代理人
主权项
地址