| 摘要 |
An over-sampling type clock recovery circuit includes a phase difference determining section and a phase adjusting section. The phase difference determining section determines a phase difference between a data signal and a plurality of clock signals using majority determination, to produce a phase adjustment signal. The phase adjusting section adjusts phases of the plurality of clock signals based on the phase adjustment signal.
|
