发明名称 SYSTEM FOR DETECTING AND PROCESSING INTERFACE TROUBLE
摘要 PURPOSE:To analyze in detail the trouble and to shorten the interface trouble cause pursuing time by providing the a signal change detecting circuit, a memory circuit, etc., and storing the condition of the interface signal for a constant time. CONSTITUTION:Input output control signals X1-X3 and Y1-Y3 are selected at a selecting circuit 2-2, and inputted to a signal change detecting circuit 2-3. At the circuit 3, the change of the polarity of the selected signal is detected, and a starting trigger signal is given to a timing generating circuit 2-5 and a timer circuit 2-4. At the circuit 2-5, a trigger signal from the circuit 2-3 is received, and to a memory circuit 2-6, the timing necessary to store the condition of '1' and '0' of the signals X1-X3 and Y1-Y3 is supplied. Thus, the dialog of the interface in a certain time belt is stored to the circuit 2-6, and when the interface trouble is informed, the contents of the 2-6 can be read watched. Consequently, the trouble can be analyzed in detail and the pursuing time of the interface trouble cause can be shortened.
申请公布号 JPS61206059(A) 申请公布日期 1986.09.12
申请号 JP19850046156 申请日期 1985.03.08
申请人 NEC CORP 发明人 MASUMURA TAKASHI
分类号 G06F11/00;G06F13/00 主分类号 G06F11/00
代理机构 代理人
主权项
地址