Address control circuit has selection clock signal, generator of address conversion data for converting test object addresses to memory addresses, conversion data memory, address converter

摘要

The circuit has a selection clock signal for successive selection of the address range for accessing the memory in accordance with test object address information entered from the test device, a generator of address conversion data for converting the test object addresses into specific memory addresses, a conversion data memory and an address converter.