发明名称 Vertically integrated semiconductor device
摘要 A semiconductor device, which is characterized in that a trench (12) is formed in a silicon substrate (11), an element isolation film (1) is formed on an inner surface of said trench (12), and a drain region (7), a channel region (8) and a source region (9) are arranged vertically in a region encircled by said element isolation film (1); and that a gate insulating film (2) is formed inside of these regions (7, 8 and 9) and a gate electrode (4) is formed on an inner side portion of said gate insulating film (2), while a drain electrode (5) or source electrode (13) is formed on an outer side portion of said gate insulating film (2).
申请公布号 US6215150(B1) 申请公布日期 2001.04.10
申请号 US19980055214 申请日期 1998.04.06
申请人 SHARP KABUSHIKI KAISHA 发明人 DEGAWA TOSHIHIKO
分类号 H01L21/76;H01L21/336;H01L27/12;H01L29/78;H01L29/786;(IPC1-7):H01L29/76;H01L29/94;H01L31/062;H01L31/113;H01L31/119 主分类号 H01L21/76
代理机构 代理人
主权项
地址