发明名称 METHOD AND APPARATUS FOR DESIGNING SEQUENTIAL CIRCUITS
摘要 A method of designing a cascade decomposed sequential circuit is described in which an input state graph for a sequential circuit is used to generate functions defining transitions between states of the sequential circuit. These functions are used to generate sets of states of the sequential circuit and which contain possible states of the sequential circuit. Levels are then assigned to the generated sets and states are assigned to sequential circuit components in accordance with the assigned levels. These assigned states comprise the current states of the sequential circuit components and using these states and the functions, next states for these sequential circuit components are derived.
申请公布号 WO0124063(A1) 申请公布日期 2001.04.05
申请号 WO1999GB03237 申请日期 1999.09.30
申请人 AUTOMATIC PARALLEL DESIGNS LTD.;TALWAR, SUNIL 发明人 TALWAR, SUNIL
分类号 G06F7/00;G06F17/50;(IPC1-7):G06F17/50 主分类号 G06F7/00
代理机构 代理人
主权项
地址