发明名称 METHOD AND APPARATUS FOR REDUCING STRESS ACROSS CAPACITORS USED IN INTEGRATED CIRCUITS
摘要 In a charge pump of an EEPROM a method, apparatus, and system for controlling the voltage levels across capacitors coupled between a first node and a second node of an integrated circuit so that the voltage levels across these capacitors will not exceed the breakdown voltage limitation of these capacitors. The voltage level between the first and second nodes of the integrated circuit can vary from a second voltage level to a first voltage level when the integrated circuit transitions from a second power state to a first power state, respectively. A first capacitor and a second capacitor are connected in series between the first and second nodes of the integrated circuit forming a middle node between the first and second capacitors. The voltage level of the middle node is set to a third voltage level when the integrated circuit is placed in the first power state such that the voltage level between the first and middle nodes does exceed the breakdown voltage of the first capacitor and the voltage level between the middle and second nodes does not exceed the breakdown voltage of the second capacitor.
申请公布号 WO0124348(A1) 申请公布日期 2001.04.05
申请号 WO2000US19623 申请日期 2000.07.18
申请人 INTEL CORPORATION;GANESAN, RAMKARTHIK;JUNGROTH, OWEN, W. 发明人 GANESAN, RAMKARTHIK;JUNGROTH, OWEN, W.
分类号 H01L27/04;H01L21/822;H02M3/07;(IPC1-7):H02M3/07;G11C16/30 主分类号 H01L27/04
代理机构 代理人
主权项
地址