发明名称 |
Microcomputer debug architecture and method |
摘要 |
<p>A computer system, comprising at least one central processing unit and a memory unit coupled to the at least one central processing unit, a set of watchpoints defined in the computer system; each watchpoint in the set of watchpoints comprising a programmable precondition register and a programmable action register, a set of latches, and selection circuitry that selects one latch in the set of latches to couple an output of an action register to an input of the selected latch. <IMAGE></p> |
申请公布号 |
EP1089184(A2) |
申请公布日期 |
2001.04.04 |
申请号 |
EP20000308375 |
申请日期 |
2000.09.25 |
申请人 |
STMICROELECTRONICS, INC. |
发明人 |
EDWARDS, DAVID ALAN;RICH, ANTHONY WILLIS |
分类号 |
G06F11/28;G06F11/36;G06F15/78;(IPC1-7):G06F11/36;G01R31/318;G06F11/26 |
主分类号 |
G06F11/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|