A floating point instruction set architecture and implementation

摘要

Processor and co-processor elements, structured to execute a floating-point instruction set architecture, as described. Examples are given of loading and storing double precision words and/or pairs of single precision words between a floating-point co-processor and memory, as well as storing the Boolean result of comparing two floating-point numbers in a floating-point unit in an integer register in a CPU. <IMAGE>