发明名称 Methods of fabricating integrated circuit ferroelectric memory devices including a material layer on the upper electrodes of the ferroelectric capacitors thereof
摘要 Integrated circuit ferroelectric memory devices include an integrated circuit substrate which includes a cell region and a periphery region. A plurality of ferroelectric memory cells are formed in the cell region, including a plurality of ferroelectric capacitors. The ferroelectric capacitors each include a lower electrode, a ferroelectric layer on the lower electrode, and an upper electrode on the ferroelectric layer opposite the lower electrode. A first material layer is included on the upper electrodes in the cell region, opposite the ferroelectric layer and on the integrated circuit substrate in the peripheral region. The first material layer, which may be a semiconductor layer or an insulator layer, forms a plurality of resistors in the periphery region. Thus, a semiconductor layer or an insulator layer can be used as a resistor in the periphery region of the memory device without deteriorating the capacitor characteristics. Adhesion of the upper electrode to interconnection layers which are subsequently formed and to dielectric films which are subsequently formed can also be enhanced by the first material layer.
申请公布号 US6211005(B1) 申请公布日期 2001.04.03
申请号 US19990358668 申请日期 1999.07.22
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 KANG CHANG-SEOK
分类号 H01L21/8247;H01L21/02;H01L21/8242;H01L21/8246;H01L27/105;H01L27/108;H01L29/788;H01L29/792;H01L29/92;(IPC1-7):H01L21/823;H01L21/824 主分类号 H01L21/8247
代理机构 代理人
主权项
地址