| 摘要 |
PROBLEM TO BE SOLVED: To speedily process an extension instruction by dividing arithmetic units by the type of arithmetic operations, providing a plurality of extension arithmetic units and operating them in parallel. SOLUTION: An instruction decoder 107 detects an instruction to be an extension instruction and a general purpose part sequencer 112 asserts an REQ signal 122. An expansion instruction decoder 111 informs a first extension unit sequencer 116 that the first-kind extension instruction is issued. The sequencer 116 issues a control signal and asserts an ACK signal 123 through an ACK signal generation logic 130. In accordance with the control of the first extension unit control logic 119, the first extension arithmetic unit executes an instruction. Further, the decoder 111 informs the second extension unit sequencer 125 that the second kind extension instruction is issued. In accordance with the control of the logic 128, the second extension arithmetic unit executes the instruction.
|
