发明名称 METHOD AND DEVICE FOR ERROR CORRECTION
摘要 PROBLEM TO BE SOLVED: To carry out neither unnecessary syndrome operation nor arithmetic processing after syndrome operation. SOLUTION: A format interface 10a decides whether or not an uncorrectable error is included in parallel to the demodulation of receive data and outputs an uncorrectable error detection signal when an uncorrectable error is included. An error and loss correcting circuit 20a decodes error correction including syndrome operation for demodulated data from the format interface 10a and interrupts the syndrome operation when the uncorrectable error detection signal is inputted to quit the error correction.
申请公布号 JP2001077705(A) 申请公布日期 2001.03.23
申请号 JP19990254656 申请日期 1999.09.08
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 MAEDA TOSHINORI;IIJIMA YUKIO
分类号 G11B20/18;H03M13/00;H03M13/15;H03M13/29;H03M13/47;(IPC1-7):H03M13/29 主分类号 G11B20/18
代理机构 代理人
主权项
地址