发明名称 Comprehensive redundant load elimination for architectures supporting control and data speculation
摘要 In one implementation of the invention, a computer implemented method used in compiling a program includes identifying a covering load, which may be one of a set of covering loads, and a redundant load. The covering load and the redundant load have a first and second load type, respectively. The first and the second load type each may be one of a group of load types including a regular load and at least one speculative-type load. In one implementation, the group of load types includes at least one check-type load. One implementation of the invention is in a machine readable medium.
申请公布号 US6202204(B1) 申请公布日期 2001.03.13
申请号 US19980038755 申请日期 1998.03.11
申请人 INTEL CORPORATION 发明人 WU YOUFENG;LEE YONG-FONG
分类号 G06F9/38;G06F9/45;(IPC1-7):G06F9/45 主分类号 G06F9/38
代理机构 代理人
主权项
地址