发明名称 Method to share memory in a single chip multiprocessor system
摘要 A multiprocessor data processing system includes a private data bus and a private program bus coupled to each of the processors. Coupled between the private data buses is a plurality of memory banks, each of which can be dynamically switched between the processors to move blocks of data without physically transferring the data from one bank to another. Likewise, a plurality of memory banks is coupled between the program buses. These memory banks are loaded with pages of program instructions from external memory over a shared bus. Any one of the pages can be coupled to either of the processors on its respective private program bus. When the pages are coupled to the shared bus, they appear as a contiguous address space. When a page is coupled to one of the private program buses, the addressing mode is changed so that the page is mapped to a common address space. This permits the program code to be loaded into any available page, and the processors can execute the code regardless of where it has been loaded, thereby permitting easy relocatability.
申请公布号 US6195733(B1) 申请公布日期 2001.02.27
申请号 US19980176413 申请日期 1998.10.21
申请人 INTEL CORPORATION 发明人 NAIR N. GOPALAN;REGENOLD DAVID;HATAMI PARVIZ;SATAGOPAN RAMPRASAD
分类号 G06F13/00;G06F13/12;G06F13/16;(IPC1-7):G06F13/00 主分类号 G06F13/00
代理机构 代理人
主权项
地址