摘要 |
A frequency synthesizer comprises a single phase-locked loop controlled by a reference clock formed by a voltage-controlled oscillator, a programmable divider with variable division rank M, a phase detector, and a loop filter. It also comprises a predetermined number n of fractional division structures, each implementing a frequency step PixFreF lower than the reference frequency Fref. Each fractional structure is coupled in parallel with said programmable divider to add to said division rank M fractional increments Pi such that the ratio between the frequency Fvco provided by said oscillator and said reference frequency be defined as a function of said increments Pi by the relationship:
|