| 摘要 |
The circuit for signal folding comprises two pairs of differential branches with transistors (Q1, Q2, Q1b, Q2b) power-fed by the same constant current source (41) connected to the first supply terminal (42), where the transistors of one pair (Q1, Q2b) are in parallel to the transistors of other pair (Q2, A1b). Each group of two transistors in parallel is connected between a common resistor (R, Rb) and the second supply terminal (43), and the circuit output nodes are the joint collectors of transistors from two groups. The input voltages (V01, V01b, V02, V02b) vary as functions of an analogue signal (Vin), in pairs in opposition and in quadrature. The output voltages (V12, V12b) vary in opposition, and another circuit is required to obtain voltages varying in quadrature. The emitters of transistors are connected to the constant current source (41) via resistors (RE1, RR2, RE3, RE4). A claim is also included for an interpolation cell with four inputs and four outputs, and comprises two signal folding circuits and two current slip circuits. Each current slip circuit comprises two differential pairs of transistors, each power-fed by a constant current source and having common collector resistors connected to the supply terminal via an offset diode. A variant of the signal folding circuit comprises a ring of resistors for relaying input voltages to the bases of transistors. An analogue-digital converter comprises a cascade of signal folding circuits with stage outputs via comparators for delivery of binary sequence. |
