发明名称 |
CIRCUIT AND METHOD FOR PROCESSING SCHEDULING |
摘要 |
<p>A scheduling processing circuit and a scheduling processing method can realize output objective queue determination process certainly and in short period. A packet communication system includes a plurality of network output ports and a plurality of port output queues provided corresponding to respective of the plurality of network output ports and holding packets determined the network output ports, for performing scheduling process of packet output timing. In such packet communication system, the scheduling processing circuit has storage means for storing output reservation flags in respective entries indicative of output reservation per address corresponding to respective of plurality of network output ports, and determining means for determining the network output port by retrieving the storage means on the basis of retrieval key word externally provided. The packet is read out for outputting from a port output queue corresponding to network output port determined by the determining means.</p> |
申请公布号 |
CA2315447(A1) |
申请公布日期 |
2001.02.11 |
申请号 |
CA20002315447 |
申请日期 |
2000.08.10 |
申请人 |
NEC CORPORATION |
发明人 |
KAGANOI, TERUO;OKUNO, ERIKO |
分类号 |
G06F17/30;H04L12/70;H04L12/773;H04L12/815;H04L12/863;H04L12/865;H04L12/883;(IPC1-7):H04L12/56 |
主分类号 |
G06F17/30 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|