发明名称 |
Phase-locked loop with small phase error |
摘要 |
A phase-locked loop for controlling the phase of an output signal S2 dependent on a reference signal S1 with only a small phase timing error has a sampling circuit for sampling the reference signal S1 with the output signal S2 and for generating a sampling signal S1A, a jitter modulation circuit (3) for generating a sampling signal S1AJ delayed by a defined time duration and for alternating output of the undelayed sampling signal S1A and the delayed sampling signal S1AJ, a phase detector for acquiring an average phase difference between the output signal S2 and the delayed and undelayed sampling signals S1A and S1AJ, and a controllable oscillator for generating the output signal S2 with a frequency that is controllable dependent on the average phase difference acquired by the phase detector.
|
申请公布号 |
US6181758(B1) |
申请公布日期 |
2001.01.30 |
申请号 |
US20000507988 |
申请日期 |
2000.02.18 |
申请人 |
SIEMENS AKTIENGESELLSCHAFT |
发明人 |
TRIMMEL HERWIG;THANHAEUSER GERHARD;STUMMER BALDUR |
分类号 |
H03L7/085;H03L7/091;H03L7/181;(IPC1-7):H03D3/24 |
主分类号 |
H03L7/085 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|