发明名称 Multimodule interconnect structure and process
摘要 A circuit design is logically partitioned into a plurality of blocks. As a first hierarchial assembly level, the blocks are fabricated as individual submodules (20, 21) each including at least one electronic component (22, 24) with component connection pads (26, 28, 30, 32) on a top surface (34, 36), and a first interconnect structure (50) including at least one interconnect layer (56, 58) bonded to the top surfaces (34, 36), and interconnecting selected ones of the component connection pads (26, 28, 30, 32). Submodule connection pads (76) are provided on upper surfaces (78) of the submodules (20, 21). As a second hierarchial assembly level, a second interconnect structure (186) is bonded to the upper surfaces (78) and interconnects selected ones of the submodule connection pads (76).
申请公布号 IL131421(D0) 申请公布日期 2001.01.28
申请号 IL19990131421 申请日期 1999.08.16
申请人 GENERAL ELECTRIC COMPANY 发明人
分类号 H01L25/18;H01L21/58;H01L21/60;H01L23/538;H01L25/04;H01L25/065 主分类号 H01L25/18
代理机构 代理人
主权项
地址