A method and a system for wafer (10) level burn-in testing of a circuit (12) featuring a flip-jumper (26) to permit selectively connecting signals (20) to the interconnect sites (22a and 22b) on the wafer (10) that are in constant electrical communication with the circuit (12).
