发明名称 Apparatus and method for selectively controlling clocking and resetting of a network interface
摘要 A network interface for a workstation, configured to be powered down to a standby mode while the network interface remains in a powered-up condition, includes a bypass circuit configured to enable configuration registers in the network interface to complete loading of configuration information in a known state, regardless of an absence of an external data clock from the network during the initialization interval. The bypass circuit ensures that the configuration registers in the network interface that require a network clock (e.g., a transmit clock or a receive clock) are maintained in a known state to enable the network interface to be independently initialized. One example of the bypass circuit holds a power on reset signal until the necessary network clock signal is detected for a predetermined number of detected clock cycles. Another example of the bypass circuit substitutes the absent clock signal with an independent clock source in response to the power on reset signal and holds the power on reset signal for a predetermined number of independent clock cycles, followed by switching back to the signal path providing the required clock signal. The disclosed arrangement enables the network interface device to initialize upon power up and start to monitor network media for wakeup traffic indicating the host computer in the workstation should be activated.
申请公布号 GB2330963(B) 申请公布日期 2001.01.24
申请号 GB19980010416 申请日期 1998.05.14
申请人 * ADVANCED MICRO DEVICES INC 发明人 JEFFREY ROY * DWORK;CHING * YU;ROBERT * WILLIAMS;RAJAT * ROY
分类号 G06F1/24;G06F1/12;G06F13/00;G06F13/12;H03K17/22;H04L29/10;(IPC1-7):H03K17/22 主分类号 G06F1/24
代理机构 代理人
主权项
地址