发明名称 |
Semiconductor memory device comprised of a double data rate-synchronous dynamic random access memory |
摘要 |
A semiconductor memory device which enables holding of two or more addresses and selecting of an address output corresponding to kinds of commands with a sufficient operational margin. The semiconductor memory device of the present invention is so configured that a command decoder generates a first controlling signal after a first period following the inputting of a read command, a second controlling signal after a second period following the inputting of a write command, and an operation instructing signal to be fed to a column control circuit in response to first and second controlling signals, and a burst counter makes an input address delayed by first and second periods and outputs the address delayed by the first period as a read address in response to a first controlling signal and the address delayed by the second period as a write address in response to a second controlling signal.
|
申请公布号 |
US6178139(B1) |
申请公布日期 |
2001.01.23 |
申请号 |
US19990427955 |
申请日期 |
1999.10.27 |
申请人 |
NEC CORPORATION |
发明人 |
HIROBE ATSUNORI;NAGATA KYOICHI |
分类号 |
G11C11/413;G11C7/10;G11C8/00;G11C8/18;G11C11/401;G11C11/407;G11C11/4076;G11C11/408;(IPC1-7):G11C8/00 |
主分类号 |
G11C11/413 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|