发明名称 |
Improvements in or relating to microprocessors |
摘要 |
<p>Data transfer between a master node (300) and plural memory nodes (301-308) follows a synchronous fixed latency loop bus (255). Each memory node includes bus interface (311-318) which passes command, write data, address and read data to a next memory node in the loop. Each memory node performs a read from its memory at the specified address if a read command is directed to it. Each memory node performs a write to its memory at the specified address if a write command is directed to it. This configuration provides a fixed latency between the issue of a read command and the return of the read data no matter which memory node is accessed. This configuration prevents collision of returning read data. This configuration retains the issued read and write order preserving proper function for read/write and write/read command pairs. This configuration provides fixed loading to each stage regardless of the number of memory nodes. Thus the design of large systems operating at high speeds is simplified. <IMAGE></p> |
申请公布号 |
EP1069509(A2) |
申请公布日期 |
2001.01.17 |
申请号 |
EP20000202528 |
申请日期 |
2000.07.14 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
ROBERTSON, IAIN;KEAY, JOHN;BHANDAL, AMARJIT SINGH;BALMER, KEITH |
分类号 |
G06F13/16;G06F12/00;G06F13/36;G06F15/173;(IPC1-7):G06F13/38;H04L12/423 |
主分类号 |
G06F13/16 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|